ARM system bus starts from CPU core. This is just after MMU and CPU cache unit and it connects to peripheral devices. This is called AMBA or ARM memory bus architecture. Now this CPU bus runs by master clock (fclk). This is the same high speed clock. For mini2440 this is 400Mhz. This clock is very high for memory and low speed peripheral devices. So there is a bridge to divide the clock by 4 (hclk)and this is used for high speed peripherals. This bus is also called AHB or ARM highspeed BUS. Memory and Graphics peripherals should be connected to this bus. Again this AHB goes to a bridge to further divide the clock by 2. This is used for low speed peripheral devices. This is known as APB. ARM peripheral bus (APB). Low speed peripherals like serial port, I2C,SPI.
You have viewed 1 page out of 14. Your learning is 0.00% complete. Login to check your learning progress.
Similar topics related to this section
Altera FPGA interfacing ARM, ARM CPU internals, ARM CPU, Cache Memory and MMU, ARM bus hierarchy, ARM data, address and control lines, ARM MMIO read, ARM MMIO write, FPGA interfacing with system bus, VHDL/Verilog program, ADS C Code, Linux Direct MMIO App, Linux Device Driver, Linux Application code, Final Demo,
| #1 webmaster Tue 15 Apr/2014 04:22:56(GMT) || 0 || 0|
We are pleased to inform you that a forum/blog has been incorporated with www.equestionanswers.com. You are welcomed to add your comments, requests, codes, solutions and feedback to it. Please login(if already a member) or signup(for free) to avail to this facility.
Your message goes here: